Affiliation:
1. K. Ramakrishnan College of Technology, Trichy, India
Abstract
In all digital signal processing (DSP) applications like FFT, digital filters the main problem faced by processor is its propagation delay. Every high speed signal processing is depends on multiplier circuits. Multiplier performance is directly influenced by the adder design. In this paper, we design low power and high speed carry look ahead (CLA) adder for multiplier circuit by using multi value logic (MVL) based on quaternary signed digits (QSD). The ability of multi value logic (MVL) circuits to achieve more information density and high operating speed when compared to that of existing binary circuits is highly impressive. MVL circuits have attracted important attention for the design of digital systems. Based on quaternary signed digits, the carry look ahead adder is designed, implemented in multiplier circuit and simulated by using cadence virtuoso design suite by 180nF technology.
Reference8 articles.
1. V. Muralidharan, N.Sathish kumar Design and implementation of low power and high speed multiplier using quaternary carry look ahead adder Microprocessors and Microsystems75(2020)103054.
2. S. Mukherjee, D.K. Soni, Energy efficient multiplier for high speed DSP application, Int. J. Comput. Sci. Mob. Comput. 4 (6) (June 2015) 66–75pg.
3. K. Mathew, S.A. Latha, T. Ravi, E. Logashanmugam, Design and analysis of an array multiplier using an area efficient full adder cell in 32 nm CMOS technology, Int.J.Eng.Sci.2(3)(2013)8–16.
4. J. Ramasamy, S. Nagarajan, in: Hybrid Segment Approximate Multiplication for Image Processing Applications, Circuits and Systems, 2016, pp. 1701–1708.
5. S. Srikanth, I.T. Banu, G.V. Priya, G. Usha, Low power array multiplier using modified full adder, in: 2016 IEEE International Conference on Engineering and Technology (ICETECH), IEEE, 2016, March, pp. 1041–1044.