1. Energy efficient multiplier for high speed DSP application;Mukherjee;Int. J. Comput. Sci. Mob. Comput.,2015
2. Design and analysis of an array multiplier using an area efficient full adder cell in 32 nm CMOS technology;Mathew;Int. J. Eng. Sci.,2013
3. Hybrid Segment Approximate Multiplication for Image Processing Applications;Ramasamy,2016
4. Low power array multiplier using modified full adder;Srikanth,2016
5. Design of improved systolic array multiplier and its implementation on FPGA;Langade;Ter-Natl. J. Eng. Res. Gen. Sci.,2015