Affiliation:
1. BMS College of Engineering Cessna Business Park, Sarjaput-Marthalli Outer Ring Road, Kadubeesanalli, India
Abstract
Heat mitigation is a major challenge in 3-D IC (ThreeDimensional Integrated Circuit) realization. A study of the analytical thermal behavior of the TSV (Through Silicon Via) is very important. Simple and compact yet other models were found deficient to solve this problem in the literature survey. In this paper resistance networks are used to model the heat transfer of the TSVs, in both vertical and horizontal directions, in simpler and compact models. The accuracy of such models is compared with commercially available CFD (Computational Fluid Dynamics) tool. The error of corrections between the tool and developed models are corrected by multiplication factors, resulted within 4.18% accuracy. Varying the thicknesses of a liner, filer, soldering and substrate materials are studied concerning heat transfer physical behavior of three planar TSV stacked systems. The major purpose is to incorporate both vertical and horizontal thermal resistance networks captured more accurately in heat dissipated paths. Proposed models of TSVs can be used in the active interposer simulations or in the face2face fabrication stacked methods of the 3-D IC structures.
Publisher
North Atlantic University Union (NAUN)