Affiliation:
1. Ho Chi Minh City University of Technology (HCMUT), 268 Ly Thuong Kiet Street, District 10, Ho Chi Minh City, Vietnam
Abstract
The Null Convention Logic (NCL) based asynchronous circuits have eliminated the disadvantages of the synchronous circuits, including noise, glitches, clock skew, power, and electromagnetic interference. However, using NCL based asynchronous designs was not easy for students and researchers because of the lack of standard NCL cell libraries. This paper proposes a solution to design a semi-static NCL cell library used to synthesize NCL based asynchronous designs. This solution will help researchers save time and effort to approach a new method. In this work, NCL cells are designed based on the Process Design Kit 45nm technology. They are simulated at the different corners with the Ocean script and Electronic Design Automation (EDA) environment to extract the timing models and the power models. These models are used to generate a *.lib file, which is converted to a *.db file by the Design Compiler tool to form a complete library of 27 cells. In addition, we synthesize the NCL based full adders to illustrate the success of the proposed library and compare our synthesis results with the results of the other authors. The comparison results indicate that power and delay are improved significantly.
Publisher
North Atlantic University Union (NAUN)
Subject
Electrical and Electronic Engineering,Signal Processing
Reference27 articles.
1. D. L. d. Oliveira, O. Verducci, V. L. V. Torres1, R. Moreno2 and L. d. A. Faria., “Synthesis of QDI combinational circuits using null convention logic based on basic gates,” Adv. Sci. Technol. Eng. Syst., vol. 3, no. 4, pp. 308–317, 2018.
2. S. M. Nowick and M. Singh, “Asynchronous design-part 1: Overview and recent advances,” IEEE Des. Test, vol. 32, no. 3, pp. 5–18, 2015.
3. W. W. Kai1, N. B. Ahmad2, M. H. b. Jabbar, “Variable Body Biasing (VBB) based VLSI Design Approach to Reduce Static Power,” International Journal of Electrical and Computer Engineering, Vol.7, No.6, December2017, pp. 3010~3019.
4. J. Wu, “Null Convention Logic applications of asynchronous design in nanotechnology and cryptographic security,” Ph.D. dissertation, Dept. Elect. Eng., Missouri Univ., 2012.
5. A. A. Sakib, A. A. Akib and S. C. Smith, “Implementation of FinFET Based Static NCL Threshold Gates: An Analysis of Design Choice,” 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), 2020.