Capacitor-less Low-Dropout Regulator for Analog Sensing using 90nm Technology-Reference-Cited by-同舟云学术

Capacitor-less Low-Dropout Regulator for Analog Sensing using 90nm Technology

Published:2021-08-30 Issue: Volume:15 Page:1184-1196
ISSN:1998-4464
Container-title:International Journal of Circuits, Systems and Signal Processing
language:en
Short-container-title:

Author:

M. S Pavan ,¹,Nagabushanam M.¹,Hawaldar Sushmita¹,Gangadharaiah S. L.¹

Affiliation:

1. Department of Electronics & Communication, Ramaiah Institute of Technology, MSR Nagar, MSRIT Post, Bangalore-560054, Karnataka, INDIA

Abstract

The capacitor-less-output-low-dropout (CLO-LDO) regulator proposed in this study can manage a wide variety of load currents. To offer temperature independent controlled LDO output, the LDO's 0.844V reference voltage is obtained using BGR, the optimized design is presented that provide full range stability, fast transient response. These benefits allow the proposed LDO regulator to operate over a wide range of operating circumstances, with very high current efficiency 99.99% and low voltage drop 100mV, operating using very low quiescent current of 0.02µA, at the output of regulator. The proposed regulator design is constructed in 90nm CMOS technology, the structure of the regulator is implemented using a Two-stage operational amplifier to obtain large DC gain 50dB to improve supply noise rejection, and a feedback loop, and exhibits better performance in terms of large phase margin 64.516 degrees with no load and 70.63degree full load.

Publisher

North Atlantic University Union (NAUN)

Subject

Electrical and Electronic Engineering,Signal Processing

Reference20 articles.

1. J. Hu and M. Ismail, “A true zero-load stable CMOS capacitor-free low dropout regulator with excessive gain reduction,” in Proc. IEEE Int. Conf. Electron. Circuits Syst. (ICECS), Dec. 2010, pp. 978–981.

2. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. John Wiley & Sons, Inc., 2001.

3. Huang, Chung-Hsun, Ying-Ting Ma, and Wei-Chen Liao."Design of a low-voltage low-dropout regulator", IEEE transactions on very large-scale integration (VLSI) systems 22.6(2013):1308-1313.

4. Tan, Yi, Chenchang Zhan, and Guanhua Wang. "A FullyOn-Chip Analog Low-Dropout Regulator with Negative Charge Pump for Low-Voltage Applications." IEEE Transactions on Circuits and Systems II: Express Briefs 66.8(2018):1361-1365.

5. Joshi, Kishan, Sanjeev Manandhar, and Bertan Bakkaloglu. "A 5.6 μ A Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68dB of PSR Up To 2 MHz." IEEE Journal of Solid-State Circuits (2020).