Author:
Sendhilkumar N C,Murugesan R
Abstract
Abstract
In the current research, FPGA-based architecture of the Noc device reconfigurable router is suggested. Proposed router specification entry is done with the Verilog Hardware Description Language. The latest research has a five-channel router and a crossbar switch (east, west, north, south and local). Each channel has buffers and multiplexers. FIFO buffer stores data, and multiplexer monitors the input and output of data. The channel contains FIFO architecture and multiplexers. The crossbar switch is then planned and five other channels. Reducing the number of LUTs in the proposed work decreased the router area. A report is given for the number of LUTs used in a router. Results obtained indicate the area efficiency of the proposed router over existing method.
Reference19 articles.
1. FCUDA-NoC: A scalable and efficient network-on-chip implementation for the CUDA-to-FPGA flow;Chen;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2015
2. Network condition-aware communication mechanism for circuit-switched optical networks-on-chips;Tan;Journal of Optical Communications and Networking,2016
3. An area-efficient TDM NoC supporting reconfiguration for mode changes;Sorensen,2016
4. Argo: A realtime network-on-chip architecture with an efficient GALS implementation;Kasapaki;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2015
5. Scalable networks-on-chip interconnected architecture for astrocyte-neuron networks;Liu;IEEE Transactions on Circuits and Systems I: Regular Papers,2016