Clock Network Synthesis Based on Clock Mesh Technology

Abstract

Abstract Circuit Synthesis plays a very important role among all the digital integrated circuit backend design flow. For the purpose of reducing the clocks latence in the design flow, based on the traditional clock network synthesis method, this paper demonstrates a clock synthesis method, which based on clock mesh technology using IC Complier tool.