1. design and performance analysis of various adders using verilog;SaiKumar;International Journal of Computer Science and Mobile Computing, IJCSMC
2. area delay and power comparison of adder topologies;Uma;International Journal of VLSI design and Communication Systems (VLSICS)
3. Design and Analysis of an Array Multiplier Using an Area Efficient Full Adder Cell in 32nm CMOS Technology;Mathew;The International Journal Of Engineering And Science (IJES),2013