Author:
Flemming H.,Deppe H.,Wieczorek P.
Abstract
Abstract
A set of highly integrated read out ASICs with a common digitising and data acquisition back end but different front ends is currently under development at the GSI electronics department. The concept consists in using an analogue transient recorder stage for an efficient application of the area and power consuming analogue to digital converter. A focus of these ASICs is the read out of detectors with a large dynamic range. Possible applications could be the electromagnetic calorimeter of the PANDA detector or the GEM TPC of the Super-FRS at FAIR.
Subject
Mathematical Physics,Instrumentation
Reference6 articles.
1. Low noise amplifier with adaptive gain setting (AWAGS) ASIC;Wieczorek;JINST,2022
2. Characterisation of a self triggering ASIC digitiser and development of an electron tagger prototype;Grasemann,2018
3. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC;Karanicolas;IEEE J. Solid-State Circuits,1993
4. VHDL implementation of feature-extraction algorithm for the PANDA electromagnetic calorimeter;Guliyev;Nucl. Instrum. Meth. A,2012
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Performance tests of feature extraction algorithms for short preamplifier transients;Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment;2023-02
2. The front end and trigger unit for an analogue transient recorder ASIC;Journal of Instrumentation;2022-09-01