1. Anon (1995), “Troubleshooting the lamination process”, Printed Circuit Fabrication, Vol. 18 No. 1, pp. 18‐20.
2. Auerbach, D.J., Brundle, C.R. and Miller, D.C. (1988), “Surface analysis and characterization of large printed circuit board circuitization process steps”, IBM Journal of Research and Development, Vol. 32 No. 5, pp. 669‐81.
3. Barbetta, M. (1998), “Interconnect defects”, Printed Circuit Fabrication, Vol. 21 No. 1, pp. 24‐6.
4. Cohen, R. (1995), “Between the lines a look at technology for fine‐line inspection”, Printed Circuit Fabrication, Vol. 18 No. 7, pp. 40‐2.
5. Hastie, W.M. (1986), “AOIS have it – practical automatic inspection of bare boards”, Circuit Manufacturing, Vol. 26 No. 1, pp. 22‐4.