Novel center potential based analytical sub-threshold model for dual metal broken gate TFET

Author:

Chowdhury Joy,Sarkar Angsuman,Mahapatra Kamalakanta,Das Jitendra Kumar

Abstract

Purpose The purpose of this paper is to present an improved model based on center potential instead of surface potential which is physically more relevant and accurate. Also, additional analytic insights have been provided to make the model independent and robust so that it can be extended to a full range compact model. Design/methodology/approach The design methodology used is center potential based analytical modeling using Psuedo-2D Poisson equation, with ingeniously developed boundary conditions, which help achieve reasonably accurate results. Also, the depletion width calculation has been suitably remodeled, to account for proper physical insights and accuracy. Findings The proposed model has considerable accuracy and is able to correctly predict most of the physical phenomena occurring inside the broken gate Tunnel FET structure. Also, a good match has been observed between the modeled data and the simulation results. Ion/Iambipolar ratio of 10^(−8) has been achieved which is quintessential for low power SOCs. Originality/value The modeling approach used is different from the previously used techniques and uses indigenous boundary conditions. Also, the current model developed has been significantly altered, using very simple but intuitive technique instead of complex mathematical approach.

Publisher

Emerald

Subject

Electrical and Electronic Engineering,Industrial and Manufacturing Engineering

Reference24 articles.

1. Short channel effects in MOS-transistors;Physica Scripta,1981

2. Temperature analysis of Ge/Si heterojunction SOI-tunnel FET;Superlattices and Microstructures,2017

3. Analytical modeling and simulation-based optimization of broken gate TFET structure for low power applications;IEEE Transactions on Electron Devices,2019

4. Vertical Si-Nanowire n-type tunneling FETs with low subthreshold swing (50 mV/decade) at room temperature;IEEE Electron Device Letters,2011

5. Demonstration of T-shaped channel tunnel fieldeffect transistors,2018

Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Tunnel FET based Standard Logic Cell Implementation: A Circuit Perspective;2023 2nd Edition of IEEE Delhi Section Flagship Conference (DELCON);2023-02-24

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3