Funder
MOTIE (Ministry of Trade, Industry & Energy)
Publisher
Public Library of Science (PLoS)
Reference14 articles.
1. Design for debug: catching design errors in digital chips;B Vermeulen;IEEE Design & Test of Computers,2002
2. Abramovici M, Bradley P, Dwarakanath K, Levin P, Memmi G, Miller D. A reconfigurable design for debug infrastructure for SoCs. In: Design Automation Conference (DAC). ACM/IEEE; 2006. p. 7–12.
3. Chang KH, Markov IL, Bertacco V. Automating post-silicon debug and repair. In: International Conference on Computer Aided Design (ICCAD). IEEE/ACM; 2007. p. 91–98.
4. Ko HF, Nicolici N. Combining scan and trace buffers for enhancing real-time observability in post-silicon debug. In: European Test Symposium (ETS). IEEE; 2010. p. 62–67.
5. Saragi S, Greskamp B, Torrellas J. CADRE: cycle-accurate deterministic replay for hardware debug. In: International Conference on Dependable Systems and Networks (IDSN), IEEE; 2006. p. 301–312.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献