1. TSV-based 3-D ICs: design methods and tools;T Lu;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2017
2. Interstratum connection design considerations for cost-effective 3-D system integration;SM Alam;IEEE Transactions on Very Large Scale Integration Systems,2010
3. Weerasekera R, Zheng LR, Pamunuwa D, Tenhunen H. Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs. IEEE/ACM International Conference on Computer-Aided Design. 2007 Nov: 212–219.
4. Chain-based approach for fast through-silicon-via coupling delay estimation;J Jang;IEEE Transactions on Very Large Scale Integration Systems,2017
5. Design methodologies for low-power 3-D ICs with advanced tier partitioning;M Jung;IEEE Transactions on Very Large Scale Integration Systems,2017