1. Advanced encryption standard (AES). (2001) Federal Information Processing Standards Publication (FIPS PUB) 197, National Institute of Standards and Technology (NIST), Available: http://csrc.nist.gov/publication/drafts/dfips-AES.pdf.
2. Hodjat A, Verbauwhede I, (2005) A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA. 12th IEEE Symposium on Field-Programmable Custom Computing Machines, pp-308-309.
3. Zhang X, Parhi KK. (2004) High-Speed VLSI Architectures for the AES Algorithm. IEEE Transaction on Very Large Scale Integration (VLSI) System, pp- 45–52.
4. Hossain FS, Ali L, Roy N. (2010) Design and analysis of a high performance AES processor. International Conference on Topic(s): Bioengineering; Communication, Networking & Broadcasting; Computing & Processing (Hardware/Software), IEEE, pp. 562–565.
5. Wolkerstorfer J, Oswald E, Lamberger M. (2002) An ASIC Implementation of the AES SBoxes. Proceedings of the Cryptographer’s Track at the RSA Conference on Topics in Cryptology, pp–67–78.