Affiliation:
1. “Nicolae Bălcescu” Land Forces Academy, Sibiu , Romania
Abstract
Abstract
The resolution in fractional-N synthesis results as a fractional part of the reference frequency. This category of synthesizers permits a greater fref and a smaller N, a larger loop bandwidth, faster lock times and reduced output phase-noise. In ΔΣ fractional-N PLL’s the main problem is the specific quantization noise. To reduce them many techniques are used. The paper presents a Simulink model of the influence of the requantisation in the phase-noise cancellation process.
Reference5 articles.
1. [1] I. Galton, Delta-Sigma Data Conversion in Wireless Transceivers, Journal of Manufacturing Systems, IEEE Trans. on microwave theory and technique, vol.50, no. 1, January 2002, pp.302-315.
2. [2] Shu,K., Sanchez-Sinencio, E., CMOS PLL Synthesizers: Analysis and Design, Springer Science + Business Media, Inc., Boston, 2005, pp.69-101.
3. [3] Egan, W.F., Frequency synthesis by phase lock, John Wiley & Sons, New York, 2000, pp.376.
4. [4] Bertran Bakkaloglu, Sayfe Kiaei, Bikram Chaudhuri, Delta-Sigma (Δ-Σ) frequency synthesizers for wireless applications, Computers Standard & Interfaces, volume 29, Issue 1, January 2007, pp. 19-30.
5. [5] Sudhakar Pamarti, Ian Galton, Phase-Noise Cancellation Design Tradeoffs in Delta - Sigma Fractional-N PLL-s, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol.50, no.11, November 2003, pp. 829-838.