1. Chang, D. and Marek-Sadowska, M. ‘Buffer Minimization and Time-Multiplexed I/O on Dynamically Reconfigurable FPGAs’. Proceedings of ACM International Symposium FPGA. Monterey, California, United States. pp.142–148.
2. Chao, M. C.T., Wu, G. M., Jiang, I. H.R. and Chang, Y. W. ‘A Clustering- and Probability-Based Approach for Time-Multiplexed FPGA Partitioning’. Proceedings of IEEE/ACM International Conference on Computer-Aided Design. San Jose, California, United States. pp.364–368.
3. Chen, G. and Cong, J. ‘Simultaneous Logic Decomposition with Technology Mapping in FPGA Designs’. Proceedings of the ACM International Symposium on Field Programmable Gate Arrays. Monterey, California, United States. pp.48–55.
4. On area/depth trade-off in LUT-based FPGA technology mapping