1. Courtois , B. , CAD and Testing of ICs and Systems—Where Are We Going? Research report , TIMA Laboratory , Seplember 1994 .
2. Boundary-Scan Test
3. Hansen , P. , Testing Conventional Logic and Memory Clusters Using Boundary Scan Devices as Virtual ATE Channels , inIEEE International Test Conference, 1989 , pp. 166 – 173 .
4. Design for Testability—A Survey