1. Chelcea, T. Venkataramani G., and Goldstein, S.C. (2007), ‘Self-Resetting Latches for Asynchronous MicroPipelines’, inAssociation Computing Machinery Proceedings of the Design Automation Conference’, CA, USA, 986–989
2. Self-timed logic using Current-Sensing Completion Detection (CSCD)
3. Dooply, AE. and Yun, K.Y. (1999), ‘Optimal Clocking and Enhanced Testability for High-Performance Self-Resetting Domino Pipelines’, inProceedings of the 20th Conference on Advanced Research in VLSI, GA, USA, pp. 200–214
4. Ejnioui, A and Alsharqawi, A. (2004), ‘Pipeline Design Based on Self Resetting State Logic’, inIEEE Proceedings of Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI’04), LA, USA, pp. 254–257
5. Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability