Affiliation:
1. Department of Electronics and Communication Engineering, ASET, Amity University, Uttar Pradesh
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Instrumentation,Electronic, Optical and Magnetic Materials
Reference18 articles.
1. VLSI Implementation of an Improved Multiplier for FFT Computation in Biomedical Applications
2. Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems
3. An efficient MIMO-OFDM radix-2 Single-Path Delay Feedback FFT implementation on FPGA
4. Daryani, M. K. & Kumar, K. (2014, December). Implementation and performance evaluation of parallel 8-point FFT using Vedic multiplier. International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE), 3(12), 1783–1786, http://ijarece.org/wp-content/uploads/2014/12/IJARECE-VOL-3-ISSUE-12-1783-1786.pdf
5. DFT Computation Using Gauss-Eisenstein Basis: FFT Algorithms and VLSI Architectures
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献