Novel direct designs for 3-input XOR function for low-power and high-speed applications-Reference-Cited by-同舟云学术

Novel direct designs for 3-input XOR function for low-power and high-speed applications

Published:2010-06 Issue:6 Volume:97 Page:647-662
ISSN:0020-7217
Container-title:International Journal of Electronics
language:en
Short-container-title:International Journal of Electronics

Author:

Moaiyeri Mohammad Hossein,Faghih Mirzaee Reza,Navi Keivan,Nikoubin Tooraj,Kavehei Omid

Publisher

Informa UK Limited

Subject

Electrical and Electronic Engineering

Link

http://www.tandfonline.com/doi/pdf/10.1080/00207211003646944

Reference24 articles.

1. A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits

2. Cheng, K. H. and Hsieh, V. C. ‘High Efficient 3-input XOR for Low-Voltage Low-Power High-Speed Applications’. Proceedings of First IEEE Asia-Pacific Conference ASICs. pp.166–169.

3. Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style

Cited by 37 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Energy Efficient Full Swing GDI Based Adder Architecture for Arithmetic Applications;Wireless Personal Communications;2024-04

2. Thwarting GNN-Based Attacks Against Logic Locking;IEEE Transactions on Information Forensics and Security;2024

3. Hybrid Ring Generators for In-System Test Applications;2023 IEEE European Test Symposium (ETS);2023-05-22

4. Power and Delay Efficient Three-Input XOR/XNOR With Systematic Cell Design Methodology;2022 10th International Conference on Emerging Trends in Engineering and Technology - Signal and Information Processing (ICETET-SIP-22);2022-04-29

5. A Hybrid Design for Low-Power Fault Tolerant One-Bit Full Adder for Neural Network Applications;Lecture Notes in Electrical Engineering;2022