1. S. Onitake, K. Inoue, M. Takayama and T. Fujimura: 2017 International Conference on Electronics Packaging (ICEP), 2017, 430–433.
2. Thermal stress reliability of copper through silicon via interconnects for 3D logic devices
3. W. Yoom, Y. Lin and C. Pandi: ICEP 2012, 2012.
4. R. Mahajan, R. Sankman, N. Patel, D.W. Kim, K. Aygum, Z. Qian, Y. Mekonnen, I. Salama, S. Sharan, D. Iyengar and D. Mallik: IEEE Electronic Components and Technology Conf. (ECTC), IEEE 66th, 2016, 557.