Author:
Faust Sebastian,Grosso Vincent,Merino Del Pozo Santos,Paglialonga Clara,Standaert François-Xavier
Abstract
Composability and robustness against physical defaults (e.g., glitches) are two highly desirable properties for secure implementations of masking schemes. While tools exist to guarantee them separately, no current formalism enables their joint investigation. In this paper, we solve this issue by introducing a new model, the robust probing model, that is naturally suited to capture the combination of these properties. We first motivate this formalism by analyzing the excellent robustness and low randomness requirements of first-order threshold implementations, and highlighting the difficulty to extend them to higher orders. Next, and most importantly, we use our theory to design and prove the first higher-order secure, robust and composable multiplication gadgets. While admittedly inspired by existing approaches to masking (e.g., Ishai-Sahai-Wagner-like, threshold, domain-oriented), these gadgets exhibit subtle implementation differences with these state-of-the-art solutions (none of which being provably composable and robust). Hence, our results illustrate how sound theoretical models can guide practically-relevant implementations.
Publisher
Universitatsbibliothek der Ruhr-Universitat Bochum
Subject
General Earth and Planetary Sciences,General Environmental Science
Cited by
46 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Lightweight Champions of the World: Side-Channel Resistant Open Hardware for Finalists in the NIST Lightweight Cryptography Standardization Process;ACM Transactions on Embedded Computing Systems;2024-07-17
2. High-Level Synthesis Countermeasure Using Threshold Implementation with Mixed Number of Shares;14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART'24));2024-06-19
3. DOMREP II;2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2024-05-06
4. Security Aspects of Masking on FPGAs;2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2024-05-06
5. A Masked Hardware Accelerator for Feed-Forward Neural Networks With Fixed-Point Arithmetic;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-02