Affiliation:
1. Electrical and Computer Engineering, George Mason University, Fairfax, United States
2. PQSecure Technologies, Boca Raton, USA
3. PQSecure Technologies, Boca Raton, United States
Abstract
Cryptographic competitions played a significant role in stimulating the development and release of open hardware for cryptography. The primary reason was the focus of standardization organizations and other contest organizers on transparency and fairness of hardware benchmarking, which could be achieved only with all source code made available for public scrutiny. Consequently, the number and quality of open-source hardware implementations developed during subsequent major competitions, such as AES, SHA-3, and CAESAR, have steadily increased. However, most of these implementations were still quite far from being used in future products due to the lack of countermeasures against side-channel analysis (SCA). In this paper, we discuss the first coordinated effort at developing SCA-resistant open hardware for all finalists of a cryptographic standardization process. The developed hardware is then evaluated by independent labs for information leakage and resilience to selected attacks. Our target included the ten finalists of the NIST Lightweight Cryptography Standardization Process. The authors’ contributions included formulating detailed requirements, publicizing the submissions, matching open hardware with suitable SCA-evaluation labs, developing a subset of all implementations, serving as one of the six evaluation labs, performing FPGA benchmarking of all protected and unprotected implementations, and summarizing results in the comprehensive report. Our results confirm that NIST made the right decision in selecting Ascon as a future lightweight cryptography standard. They also indicate that at least three other algorithms, Xoodyak, TinyJAMBU, and ISAP, were very strong competitors and outperformed Ascon in at least one of the evaluated performance metrics.
Publisher
Association for Computing Machinery (ACM)
Reference36 articles.
1. 2023. AES Development. https://csrc.nist.gov/projects/cryptographic-standards-and-guidelines/archived-crypto-projects/aes-development
2. FPGA Implementations of the Round Two SHA-3 Candidates
3. Georg T. Becker Jim Cooper Elizabeth K. DeMulder Gilbert Goodwill Joshua Jaffe Gary Kenworthy T. Kouzminov Andrew J. Leiserson Mark E. Marson Pankaj Rohatgi and Sami Saab. 2013. Test vector leakage assessment (TVLA) methodology in practice. https://api.semanticscholar.org/CorpusID:28168779
4. Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, and Zakaria Najm. 2014. NICV: Normalized inter-class variance for detection of side-channel leakage. In 2014 International Symposium on Electromagnetic Compatibility (Tokyo, Japan). 4.
5. A Small GIFT-COFB: Lightweight Bit-Serial Architectures