A Task-Driven Reconfigurable Heterogeneous Computing Platform for Big Data Computing
Author:
Yang PengfeiORCID, Wang QuanORCID, Zhang Peiheng, Wang Zhike, Fan Lu, Huang Caihong
Publisher
Springer Singapore
Reference12 articles.
1. Chen, J., Chang, C.H., Wang, Y., et al.: New hardware and power efficient sporadic logarithmic shifters for DSP applications. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37, 896–900 (2017) 2. Guo, K., Sui, L., Qiu, J., et al.: Angel-Eye: a complete design flow for mapping CNN onto embedded FPGA. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37(1), 35–47 (2018) 3. Angizi, S., He, Z., DeMara, R.F., et al.: Composite spintronic accuracy-configurable adder for low power digital signal processing. In: 2017 18th International Symposium on Quality Electronic Design (ISQED), vol. 2017, pp. 391–396. IEEE (2017) 4. Yang, P., Wang, Q., Zhang, J.: Parallel design and implementation of error diffusion algorithm and IP core for FPGA. Multimed. Tools Appl. 75(8), 4723–4733 (2016) 5. Wang, C., Gong, L., Yu, Q., et al.: DLAU: a scalable deep learning accelerator unit on FPGA. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 36, 513–517 (2017)
|
|