Author:
Parshionikar Sangeeta,Serrao Sheryl,Kumar Yash Ramesh
Reference13 articles.
1. Chen, W., Ray, S., Bhadra, J., Wang L.-C., Abadir, M., NXP Semiconductors Helic Inc.: Challenges and trends in modern SoC design verification. IEEE CEDA, IEEE CASS, IEEE SSCS, 2168-2356/17 © 2017 IEEE, 13 Sept 2017
2. Akhare, M., Narkhede, N.: Design and verification of generic FIFO using layered test bench anf assertion technique. IJEAT 8(6), (2019). ISSN: 2249-8958
3. Ahlawat, D., Shukla, N.K.: Performance analysis of verilog directed testbench vs constrained random system verilog testbench. IJCA 118(22), (2015). (0975–8887)
4. Clifford Cummings, System verilog assertions—Bindfiles and best known practices for simple SVA usage. sunburst design (SNUG)
5. Ahlawat, D., Shukla, N.K.: DUT verification through an efficient and reusable environment with optimum assertion and functional coverage in system verilog. Int. J. Adv. Comput. Sci. Appl. 5(4) (2014)