1. J. Burun L, Mcllrath C, Keast C, lwes A, Loomis K, Warner, Wyatt P (2001) Three dimensional Integrated circuit for low power, High- Bandwidth system-on-chips. proc of IEEE International Solid-State Circuit Conference (ISSCC), pp 268–269
2. Weerasekera R et al (2007) Extending systems-on chip to the third dimension: performance, cost and technological tradeoffs. Int Conference on Computer-Aided design, pp212–219
3. Chen H, Shih J-Y, Li S-W, Lin H-C, Wang M-J, Peng C-N (2010) Electrical tests for three-dimensional ICs (3dics) with TSVs, In Proc. of 3D Test Workshop Informal Digest
4. Zhao Y, Khursheed S, Al-Hashimi BM (2011) Cost-effective TSV grouping for yield improvement of 3D-ICs. in Proc. Asian Test Symposium, pp 201–206
5. Hsieh A-C, Hwang TT, Chang M-T, Tseng C-M, Li H-C (2010) TSV redundancy: architecture and design issues in 3D IC, pp 166–171