Author:
Bala Dastagiri N.,Hari Kishore K.,Gunjan Vinit Kumar,Janga Reddy M.,Fahimuddin S.
Reference8 articles.
1. Guo PN, Takahashi T, Cheng C-K, Yoshimura T (2001) Floorplanning using a tree representation. IEEE Trans Comput Aided Des Integr Circuits Syst 20:281–289
2. Shafaghi S, Farokhi F, Sabbaghi-Nadooshan R (2013) New Ant colony algorithm method based on mutation for FPGA placement problem. Smart Electr Eng 2.1. Winter, 2251-9246. F 53–60
3. Boyd S, Kim S-J, Vandenberghe L, Hassibi A (2007) A tutorial on geometric programming. Springer Science + Business Media, pp 67–127
4. Posser G, Flach G, Wilke G, Reis R (2011) Gate sizing minimizing delay and area. In: IEEE computer society annual symposium on VLSI, ISVLSI 2011. Chennai, India
5. Chen W, Hseih C-T, Pedram M (2000) Simultaneous gate sizing and placement. IEEE Trans Comput Aided Des Integr Circuits Syst 19(2):206–214