Author:
Bairwa Deepak,Rai Manish Kumar,Rai Sanjeev
Publisher
Springer Nature Singapore
Reference18 articles.
1. Lee, C.-W., et al.: Performance estimation of junction less multigate transistors. Solid State Electron. 54, 97–103 (2010)
2. Jazaeri, F., Barbut, L., Sallese, J.-M.: Modeling and design space of junctionless symmetric DG MOSFETs with long channel. IEEE Trans. Electron. Devices 60(7), 2120–2127 (2013)
3. Koukab, A., Jazaeri, F., Sallese, J.-M.: On performance scaling and speed of junctionless transistors. Solid State Electron. 79, 18–21 (2013)
4. Mehtaand, H., Kaur, H.: Modeling and simulation study of novel double gate ferroelectric junctionless (DGFJL) transistor. Superlattices Microstruct. 97, 536547 (2016)
5. Zhu, Y., et al.: Negative capacitance characteristics in a steady state ferroelectric capacitor made of parallel domains. IEEE Electron. Device Lett. 38(8), 1176–1179