1. Stas F, Bol D (2017) A 0.4-V 0.66-fJ/cycle retentive true-single-phase-clock 18T flip-flop in 28-nm fully-depleted SOI CMOS. IEEE Trans Cırc Syst I Regul Pap Exp Briefs 56(11):810–814 (2017)
2. Savanth A, Ultra-low power 18-transistor fully static contention-free single-phase clocked flip-flop in 65-nm CMOS. In: IEEE J. Solid-State Circ Syst I Reg Papers 61(4), 961–975 (2019)
3. Hemanth kumar CS, Kariyappa BS (2017) Analysis of low power 7T SRAM cell employing improved SVL (ISVL) technique. In: 2017 International Conference on Electrical, Electronics, Communication, Computer and Optimization Techniques (ICEECCOT), vol. 12, no. 5, pp. 477–484, September 2017
4. Zhao P, Darwish T, Bayoumi M (2004) High-performance and low-power conditional discharge flip-flop. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(5):477–484. https://doi.org/10.1109/TVLSI.2004.826192
5. Phyu MW, Kangkang Fu, Goh WL, Yeo K-S (2011) Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(1):1–9. https://doi.org/10.1109/TVLSI.2009.2029116