Author:
Modi Piyush,Singh Pulkit,Acharya Bibhudendra,Verma Shrish
Reference21 articles.
1. Singh P, Acharya B, Chaurasiya RK (2019) A comparative survey on lightweight block ciphers for resource constrained applications. Int J High Perform Syst Archit 8(4):250–270
2. Iyer NC, Anandmohan PV, Poornaiah DV, Kulkarni VD (2006). High throughput, low cost, fully pipelined architecture for AES crypto chip. In: 2006 Annual IEEE India Conference, pp. 1–6. IEEE
3. Pub NF (2001) 197: advanced encryption standard (AES). Federal Inf Proces Stan Publ 197(441):0311
4. Satoh A, Morioka S, Takano K, Munetoh S (2001) A compact rijndael hardware architecture with S-box optimization. In: International Conference on the Theory and Application of Cryptology and Information Security, pp. 239–254. Springer, Berlin
5. Alam M, Badawy W, Jullien G (2002) A novel pipelined threads architecture for AES encryption algorithm. In: Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pp. 296–302. IEEE
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献