Author:
Karamalaputti Pujitha,Kumar Arvind
Publisher
Springer Nature Singapore
Reference5 articles.
1. https://en.wikipedia.org/wiki/Serial_Peripheral_Interface
2. D.N. Oruganti, Design of power efficient SPI interface, in 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies (IEEE, 2014)
3. J. Hennessy, N. Jouppi, F. Baskett, J. Gill, MIPS: a VLSI processor architecture, in VLSI Systems and Computations (Springer, Berlin, Heidelberg, 1981), pp. 337–346
4. Y.K. Kumar, S.S. Kiran, B. Sangeeth Kumar, Low power and area efficient shift register using pulsed latches. Int. J VLSI Syst. Des. Commun. Syst (2018)
5. K. Singh, O.A.R. Rosas, H. Jiao, J. Huisken, J.P. de Gyvez, Multi-bit pulsed-latch based low power synchronous circuit design (IEEE, 2018)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of Low Power SPI Protocol using Clock Gating Techniques;2024 International Conference on Emerging Technologies in Computer Science for Interdisciplinary Applications (ICETCS);2024-04-22