1. Chang E, Narevsky N, Han J, Alon E (2018) An automated SerDes frontend generator verified with a 16NM instance achieving 15 GB/S at 1.96 PJ/Bit. In: Symposium on VLSI circuits, 2018. Honolulu, IEEE, pp 153–154
2. Gupta HS, Parmar R, Dave R (2009) High speed LVDS driver for SERDES. In: International conference on emerging trends in electronic and photonic devices and systems. IEEE, Varanasi, pp 92–95
3. Hou C, Wang Z, Huang K, Zhang C, Wang Z (2014) A 20 GHz PLL for 40 Gbps SerDes application with 4-bit switch-capacitor adaptive controller. In: International conference on electron devices and solid-state circuits. IEEE, Chengdu, pp 1–2
4. Stauffer DR, Mechler JT, Sorna MA, Dramstad K, Ogilvie CR, Mohammad A, Rockrohr JD (2008) High speed SerDes devices and applications. Springer, USA
5. Razavi B (2002) Challenges in the design of high-speed clock ad data recovery circuits, communications magazine. IEEE, pp 94–101