Author:
Roy Arpan,Sharma Aashwin,Mehra Anu,Rajput Sachin Kumar
Reference8 articles.
1. Murmann, B. et al. “Impact of scaling on analog performance and associated modeling needs” IEEE Trans. Electronic Devices vol. 53 no. 9 pp. 2160–2167 Sep. 2006.
2. Uyemura, J. P. “Introduction to VLSI Circuits and Systems” Wiley John & Sons Inc. 2002.
3. Kumar, M., Arya, S. K. and Pandey, S., “Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate,” International Journal of VLSI design & Communication Systems, vol. 2, no. 4, pp. 47–59, December 2011.
4. Jin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu, and Cheng-Che Ho, “A Novel High Speed And Energy Efficient 10 Transistor Full Adder Design,” IEEE Transactions On Circuits And Systems—I: Regular Papers, vol. 54, no. 5, pp. 1053–54, May 2007.
5. Alluri, S., Dasharatha, M., Naik, B. R., “Design of low power high speed full adder cell with XOR/XNOR logic gates”, 2016 International Conference on Communication and Signal Processing (ICCSP), pp. 0565–0570, DOI: 10.1109/ICCSP.2016.7754203 .