Author:
Guptha Maram Anantha,Srinivasa Rao Surampudi,Selvaraj Ravindrakumar
Reference19 articles.
1. Vishwanath M (1994) The recursive pyramid algorithm for the discrete wavelet transform. IEEE Trans Signal Proc 42:673–676
2. Darji D, Bansal R, Merchant SN, Chandorkar AN (2011) High speed VLSI architecture for 2-D lifting discrete wavelet transform. In: Proceedings of the 2011 conference on design and architectures for signal and image processing (DASIP), Tampere, pp 1–6
3. Marino F (2000) Efficient high-speed/low-power pipelined architecture for the direct 2-D discrete wavelet transform. IEEE Trans Circ Syst II: Analog Digital Sig Proc 47:1476–1491
4. Sung T, Shieh Y, Yu C, Hsin H (2006) Low-power multiplierless 2-D DWT and IDWT architectures using 4-tap Daubechies Filters. In: Seventh international conference on parallel and distributed computing, applications and technologies (PDCAT’06), Taipei, pp 185–190
5. Xiong C, Zheng S, Tian J, Liu J, Xiong C (2004) The improved lifting scheme and novel reconfigurable VLSI architecture for the 5/3 and 9/7 wavelet filters. In: International conference on communications, circuits and systems (IEEE Cat. No.04EX914), Chengdu, pp 728–732
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献