1. Verma, P., Sharma, A.K., Pandey, V.S., Noor, A., Tanwar, A.: Estimation in leakage power and delay in CMOS circuits using parametric variation. Recent Trends Eng. Mater. Sci., 760–763 (2016)
2. Nandyala, V.R., Mahapatra, K.K.: A circuit technique for leakage power reduction in CMOS VLSI circuits. In: International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA), 2016
3. Prasad, K.V.V.K., Kattula, S.: VLSI design a comprehensive coverage of VLSI implementation technologies, electronic design automation tools and FPGA design black book. 2014 Edition
4. Hanchate, N., Ranganathan, N.: LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Trans. VLSI Syst. 12(2), 196–205 (2004)
5. Gangele, M., Patra, K.P.: Comparative analysis of LECTOR and stack technique to reduce the leakage current in CMOScircuits. Int. J. Res. Eng. Technol. 4 (2015)