Author:
Anupriya Chakraborty ,Akanksha Agrawal ,Snehil Gupta ,Rajput Sachin Kumar,Anu Mehra
Reference11 articles.
1. Wenrui Zhu, Haigang Yang, Tongqiang Gao, Fei Liu, Tao Yin, Dandan Zhang, and Hongfeng Zhang, “A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler”: IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Volume: 23, Issue: 1), January 2015.
2. Wu-Hsin Chen, Byunghoo Jung, “High-speed low-power true single-phase clock dual-modulus prescalers”: IEEE Transactions on Circuits and Systems II: Express Briefs (Volume: 58, Issue: 3), 24 February 2011.
3. Ching-Yuan Yang, Guang-Kaai Dehng, June-Ming Hsu, Shen-Iuan Liu, “New dynamic flip-flops for high-speed dual-modulus prescaler”: IEEE Journal of Solid-State Circuits (Volume: 33, Issue: 10), October 1998.
4. Seungsoo Kim and Hyunchol Shin, “An E-TSPC Divide-by-2 with Forward Body Biasing in 0.25 µm CMOS. Microwave and Wireless Components Letters, IEEE (Volume: 19, Issue: 10), 09 September 2009.
5. X. P. Yu, W. M. Lim, M. A. Do, X..L. Yan, and K. S. Yeo, “6.1 GHz 4.6 mW CMOS divide-by-55/56 Prescaler”: Electron. Lett. (Volume: 44, Issue: 24), pp. 1402–1403, November 2008.