Author:
Shathanaa R.,Ramasubramanian N.
Reference21 articles.
1. Kritikakou, A., Catthoor, F., Goutis, C.: Scalable and Near-Optimal Design Space Exploration for Embedded Systems. Springer International Publishing (2014)
2. Mahapatra, A., Schafer, B.C.: Machine-learning based simulated annealer method for high level synthesis design space exploration. In: Proceedings of the Electronic System Level Synthesis Conference (ESLsyn). IEEE (2014)
3. Liu, D., Schafer, B.C.: Efficient and reliable high-level synthesis design space explorer for FPGAs. In: 26th International Conference on Field Programmable Logic and Applications (FPL), pp. 1–8 (2016)
4. Meng, P., Althoff, A., Gautier, Q., Kastner, R.: Adaptive threshold non-pareto elimination: re-thinking machine learning for system level design space exploration on FPGAs. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 918–923 (2016)
5. Chen, T., Chen, Y., Guo, Q., Zhou, Z.H., Li, L., Xu, Z.: Effective and efficient microprocessor design space exploration using unlabeled design configurations. ACM Trans. Intell. Syst. Technol. (TIST) 5(1), 20 (2013)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献