Author:
Darji Pallavi,Parikh Chetan
Reference22 articles.
1. Kinget, P.R.: Device mismatch and tradeoffs in the design of analog circuits. IEEE J. Solid-State Circ. 40(6), 1212–1224 (2005)
2. Bechthum, E., Radulov, G., van Roermund, A.: A novel temperature and disturbance insensitive DAC calibration method. In: IEEE International Symposium on Circuits and Systems (ISCAS) (2011)
3. Cong, Y., Randall, L.G.: TA 1.5 V 14 b 100 MS/s self-calibrated DAC International Solid-State Circuits Conference, (ISSCC) (2003)
4. Tiilikainen, M.P.: 14-bit 1.8V 20-mW 1 mm $$^2$$ CMOS DAC. IEEE J. Solid-State Circ. 36(7), 1144–1147 (2001)
5. Dongmei, Z., Dongbing, F., Jiangang, S., Kaicheng, L.: Digital static calibration technology used for 16-bit DAC. In: 8th International Conference on ASIC, pp. 1081–1084 (2009)