A Framework for Automated Feature Based Mixed-Signal Equivalence Checking-Reference-Cited by-同舟云学术

A Framework for Automated Feature Based Mixed-Signal Equivalence Checking

Published:2017 Issue: Volume: Page:779-791
ISSN:1865-0929
Container-title:Communications in Computer and Information Science
language:
Short-container-title:

Author:

Ain Antara,Sanyal Sayandeep,Dasgupta Pallab

Publisher

Springer Singapore

Link

http://link.springer.com/content/pdf/10.1007/978-981-10-7470-7_73

Reference15 articles.

1. Ain, A., da Costa, A.A.B., Dasgupta, P.: Feature indented assertions for analog and mixed-signal validation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD) 35(11), 1928–1941 (2016)

2. Alur, R., et al.: The algorithmic analysis of hybrid systems. Theor. Comp. Sci. 138, 3–34 (1995)

3. Balivada, A., Hoskote, Y., Abraham, J.: Verification of transient response of linear analog circuits. In: VLSI Test Symposium, pp. 42–47 (1995)

4. Cadence: Conformal Equivalence Checker, https://www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/equivalence-checking/conformal-equivalence-checker.html

5. Hedrich, L., Barke, E.: A formal approach to nonlinear analog circuit verification. In: IEEE ICCAD, pp. 123–127 (1995)

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Equivalence Checking of System-Level and SPICE-Level Models of Static Nonlinear Circuits;2023 Design, Automation & Test in Europe Conference & Exhibition (DATE);2023-04

2. Equivalence Checking of System-Level and SPICE-Level Models of Linear Circuits;Chips;2022-06-13

3. Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters;2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS);2022-04-06