1. M.-E. Hwang, S.-O. Jung, K. Roy, Slope interconnect effort: gate-interconnect interdependent delay modeling for early CMOS circuit simulation. IEEE Trans. CAS I 56(7), 1428–1441 (2009)
2. M. Ghoneima, Y. Ismail, M.M. Khellah, J. Tschanz, V. De, Serial-link bus: a low-power on-chip bus architecture. IEEE Trans. CAS I 56(9), 2020–2032 (2009)
3. B. Yun, S.S. Wong, Optimization of driver preemphasis for on-chip interconnects. IEEE Trans. CAS I 56(9), 2033–2041 (2009)
4. J. Cong, L. He, C.K. Koh, P.H. Madden, Performance optimization of VLSI interconnect layout. Integr. VLSI J. 21(1–2), 1–94 (1996)
5. L. Hungwen, S. Chauchin, L.J. Chien-Nan, A tree-topology multiplexer for multiphase clock system. IEEE Trans. CAS I 56(1), 124–131 (2009)