Author:
Sharma Priyanka,Neema Vaibhav
Reference17 articles.
1. Calhoun, B.H., Chandrakasan, A.P.: A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. IEEE J. Solid-State Circ. 42(3), 680–688 (2007)
2. Bortolotti, D., Bartolini, A., Weis, C., Rossi, D. and Beninio, L.: Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors. In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE) (pp. 1–6). IEEE (2014).
3. Wen, L., Li, Z., Li, Y.: Single-ended, robust 8T SRAM cell for low-voltage operation. Microelectron. J. 44(8), 718–728 (2013)
4. Yamaoka, M., Maeda, N., Shinozaki, Y., Shimazaki, Y., Nii, K., Shimada, S. and Kawahara, T.: Low-power embedded SRAM modules with expanded margins for writing. In ISSCC, 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference (pp. 480–611). IEEE (2005).
5. Wang, A., Calhoun, B.H., Chandrakasan, A.P: Sub-threshold design for ultra-low-power systems (vol. 95). Springer, New York (2006)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献