Author:
Vijapur Pavankumar R.,Uma B. V.
Reference15 articles.
1. Yang S, Wang W, Vijaykrishnan N, Xie Y (2005) Low leakage robust SRAM cell design for sub-100 nm technologies. In: Proceedings of ASP-DAC, pp 539–544
2. Samandari-Rad J, Guthaus M, Hughey R (2014) Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield. IEEE Acess 2:577–601
3. Tu MH, Lin JY, Tsai MC, Jou SJ, Chuang CT (2010) Single-ended subthreshold SRAM with asymmetrical write/read-assist. IEEE Trans Circuits Syst I Reg Papers 57(12):303–3047
4. Chiu YW et al. (2014) 40 nm bit-interleaving 12T subthreshold SRAM with data-aware write-assist. IEEE Trans Circuits Syst I Reg Papers 61(9):2578–2585
5. Islam A, Hasan M (2012) Leakage characterization of 10T SRAM cell. IEEE Trans Electron Devices 59(3):631–638