1. Mukherjee, S.S., Weaver, C., Emer, J., et al.: A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: 36th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 29–40. IEEE (2003)
2. Mukherjee, S.S., Emer, J., Reinhardt, S.K.: The soft error problem: an architectural perspective. In: 11 International Symposium on High-Performance Computer Architecture, 2005. HPCA-11, pp. 243–247. IEEE (2005)
3. Fu, X., Li, T., Fortes, J.: Sim-SODA: a unified framework for architectural level software reliability analysis. In: Workshop on Modeling, Benchmarking and Simulation (2006)
4. Tan, J., Yi, Y., Shen, F., et al.: Modeling and characterizing GPGPU reliability in the presence of soft errors. Parallel Comput. 39(9), 520–532 (2013)
5. Jiao, J., Juan, D.C., Marculescu, D., et al.: Exploiting component dependency for accurate and efficient soft error analysis via probabilistic graphical models. Microelectron. Reliab. 55(1), 251–263 (2015)