1. O. Indira, V.V. Dwivedi, M. Kamaraju, Verilog implementation of a MIPS RISC 32-bit pipelined processor architecture. IOSR J. Electron. Commun. Eng. 14, 31–40 (2019)
2. R.F. Olanrewaju, F.E. Fajingbesi, S.B. Junaid, R. Alahudin, F. Anwar, B.R. Pampori, Design and implementation of a 5-stage pipelining architecture simulator for RISC-16 instruction set. Indian J. Sci. Technol. 10, 1–9 (2017)
3. H.S. Bhimani, H.N. Patel, A.A. Davda, Design of 32-bit 3-stage pipelined processor based on MIPS in Verilog HDL and implementation on FPGA Virtex7. Int. J. Appl. Inf. Syst. 10 (2016)
4. S. Mangalwedhe, R. Kulkarni, S.Y. Kulkarni, Low power implementation of 32-bit RISC processor with pipelining, in Proceeding of the Second International Conference on Microelectronics. Lecture Notes in Electrical Engineering (2019), pp. 307–320. https://doi.org/10.1007/978-981-10-8234-4_27
5. M.R. Rakesh, B. Ajeya, A.R. Mohan, Novel architecture of 17 bit address RISC CPU with pipelining technique using Xilinx in VLSI technology. Int. J. Eng. Res. Appl. 4, 116–121 (2014)