Author:
Ghose Debaprasad,Kumar Dharamvir,Pradhan Manoranjan
Reference14 articles.
1. M.F. Cowlishaw, Decimal floating-point: algorism for computers, in Proceedings of 16th IEEE Symposium on Computer Arithmetic (2003), pp. 104–111
2. F.Y. Busaba, C.A. Krygowski, W.H. Li, E.M. Schwarz, S.R. Carlough, The IBM z900 decimal arithmetic unit, in Record of the Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1335–1339, Nov 2001
3. L. Eisen et al., IBM POWER6 accelerators: VMX and DFU. IBM J. Res. Dev. 51(6), 663–684 (2007)
4. F.Y. Busaba, T. Slegel, S. Carlough, C. Krygowski, J.G. Rell, The design of the fixed point unit for the z990 microprocessor, in Proceedings of 14th ACM Great Lakes Symposium, VLSI 2004, pp. 364–367, Apr 2004
5. A.M. San, A.N. Yakunin, Hardware implementation of floating-point operating devices by using IEEE-754 binary arithmetic standard, in 2019 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus) (2019), pp. 1624–1630
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of High Performance Parallel Multiplication using FPGA;2022 IEEE International Conference on Current Development in Engineering and Technology (CCET);2022-12-23