Author:
Joshi Vinod Kumar,Lobo Haniel Craig
Reference13 articles.
1. Rabaey, J.M., Chandrakasan, A.P., Nikolic, B.: Digital Integrated Circuits: A Design Perspective. PHI Learning, 2nd edn. ISBN-10: 8120322576 (2003)
2. Calhoun, B.H., Chandrakasan, A.P.: Static noise margin variation for sub-threshold SRAM in 65-nm CMOS. IEEE J. Solid State Circuits 41(7), 1673–1679 (2006)
3. Ramy, E.A., Bayoumi, M.A.: Low-power cache design using 7T SRAM cell. IEEE Trans. Circuits Syst.-II. Express Briefs 54(4), 318–322 (2007)
4. Kumar, V., Khanna, G.: A novel 7T SRAM cell design for reducing leakage power and improved stability. In: International Conference on Advanced Communication Control and Computing Technologies (ICACCCT-2014), pp. 56–59. Ramanathapuram (2014)
5. Chang, L., Fried, D.M., Hergenrother, J., Sleight, J.W., Dennard, R.H., Montoye, R.K., Sekaric, L., McNab, S.J., Topol, A.W., Adams, C.D., Guarini, K.W., Haensch, W.: Stable SRAM cell design for the 32 nm node and beyond. In: Symposium VLSI Technical Digest, pp. 292–293 (2005)
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Static Noise Margin Evaluation of Planar CMOS and FinFET based Static Random Access Memory for Nanoscaled Technology;2024 5th International Conference on Recent Trends in Computer Science and Technology (ICRTCST);2024-04-09
2. Design and Performance Analysis of 6T SRAM Cell on Different CMOS Technologies;2023 World Conference on Communication & Computing (WCONF);2023-07-14
3. A Comparative Analyze of FinFET and Bulk MOSFET SRAM Design;2022 International Conference on Applied Physics and Computing (ICAPC);2022-09
4. Performance Analysis of 9T SRAM using 180nm, 90nm, 65nm, 32nm, 14nm CMOS Technologies;International Journal of Electrical and Electronics Research;2022-06-30
5. A Comparative Performance Analysis of 6T & 9T SRAM Integrated Circuits: SOI vs. Bulk;IEEE Letters on Electromagnetic Compatibility Practice and Applications;2022-06