Author:
Faizan Khan Md.,Chowdhury Subham,Kumar Ravi,Dubey Shashank Kumar,Prasad Santashraya,Islam Aminul
Publisher
Springer Nature Singapore
Reference18 articles.
1. A.A. Mathew, P.R. Sreesh, Comparative analysis of full adder circuits. IOP Conf. Ser. Mater. Sci. Eng. 396, 012041 (2018). https://doi.org/10.1088/1757-899x/396/1/012041
2. J.-F. Jiang, Z.-G. Mao, W.-F. He, Q. Wang, A new full adder design for tree structured arithmetic circuits, in 2010 2nd International Conference on Computer Engineering and Technology (IEEE, Chengdu, 2010), pp. V4-246–V4-249
3. J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd edn. (Prentice-Hall of India Pvt. Ltd, 2009)
4. S. Aphale, K. Fakir, S. Kodagali, Analysis of various adder circuits for low power consumption and minimum propagation delay, in Advances in Intelligent Systems Research, Proceedings of the International Conference on Communication and Signal Processing 2016 (ICCASP 2016) (2016), pp. 349–357. http://doi.org/10.2991/iccasp-16.2017.54
5. R. Uma, V. Vijayan, M. Mohanapriya, S. Paul, Area, delay and power comparison of adder topologies. Int. J. VLSI Des. Commun. Syst. 3(1), 153–168 (2012)