Author:
Behera Niharika,Pradhan Manoranjan,Mishro Pranaba K.
Publisher
Springer Nature Singapore
Reference20 articles.
1. Tirtha S, Agrawala V, Agrawala S (1992) Vedic mathematics. Motilal Banarsi Dass Publ, India
2. Patali P, Kassim S (2020) An efficient architecture for signed carry save multiplication. IEEE Lett Comput Soc 3(1):9–12
3. Parhami B (2010) Computer arithmetic: algorithms and hardware designs. Oxford University Press, New York
4. Poornima M, Shivukumar S, Shridhar KP, Sanjay H (2013) Implementation of multiplier using vedic algorithm. Int J Innov Technol Explor Eng 2(6):219–223
5. Gorgin S, Jaberipur G (2009) A fully redundant decimal adder and its application in parallel decimal multipliers. Microelectron J 40(10):1471–1481