Author:
Kumar Pankaj,Sulochana V.,Singh Balwinder
Reference16 articles.
1. Saini S, Mahesh Kumar A, Veeramachaneni S, Srinivas MB (2010) An alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In: 23rd international conference on VLSI design, IEEE
2. Mariyamol PP, Aswathy N (2016) CMOS buffer design approach for low power and lower delay SRAM design. In: Recent advancement and effectual researchers in engineering, science and technology, vol 25. Elsevier, New York, pp 481–488
3. Kaur D, Sulochana V (2013) Crosstalk minimization for coupled RLC interconnects using bidirectional buffer and shield insertion. Int J VLSI Des Commun Syst (VLSICS) 4
4. Elrabaa MS, Elmasry MI (1992) Design and optimization of buffer chains and logic circuits in a BICMOS environment. In: IEEE journal of solid-state circuits, vol 27. IEEE, New York, pp 792–801
5. Butler JT (1991) Multiple-valued logic in VLSI. In: IEEE computer society press technology series. IEEE, New York