Author:
Mishra Pragati,Shrivasrva Neelam
Publisher
Springer Nature Singapore
Reference22 articles.
1. Jeong H, Park J, Song SC,Jung S-O (2019) IEEE” self-timed pulsed latch for low-voltage operation with reduced hold time. IEEE J Solid-State Circuits 54(8)
2. Hwang Y-T, Lin J-F, Sheu M-H (2012) Low-power pulse-triggered flip-flop design with conditional pulse-enhancement scheme. IEEE Trans on Very Large Scale Integr (VLSI) Syst 20(2)
3. Singh K, Rosas OAR, Jiao H, Huisken J, Pineda de Gyvez J (2018) Multi-bit pulsed-latch based low power synchronous circuit design, IEEE. 978-1-5386-4881-0/18/$31.00 ©2018
4. Wang W, Gong H (2015) Edge triggered pulse latch design with delayed latching edge for radiation hardened application. IEEE Trans Nuclear Sci 51(6)
5. Yang B-D (2015) Low-power and area-efficient shift register using pulsed latch. IEEE Trans Circuits Syst—I: Regular Papers 62(6)